Server/External PCIE Connectivity Worksteam

From OpenCompute
Revision as of 02:17, 7 February 2023 by Andrew.jones (talk | contribs) (→‎Past External PCIE Connectivity Events)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to navigation Jump to search

Welcome to the OCP External PCIE Connectivity WIKI[edit]

External PCIE Connectivity is a Worksteam within the Server Project.


Leadership[edit]


Public Mailing List[edit]


Scope[edit]

To document the various industry usage-model scenarios and requirements for rack-level disaggregated NVMe and/or CXL inter-connected Compute, Acceleration, Memory and Storage modules using PCIe Gen5 & Gen6 external Direct Attached(DAC), Active Electrical(AEC) and Active Optical(AOC) Cables. The Workstream will not explore any specific implementation solutions at this time; however, a future industry standards committee will be formed by willing members aiming to materialize the requirement output of this Workstream into a complete standard cabling specification.


Documents[edit]

Main Folder: https://drive.google.com/drive/folders/0AJSSbhm5kNnuUk9PVA

Draft Requirements Document: https://docs.google.com/document/d/1qN52eC0YUnau0Pm4ysk9f84x6p7zmYlx/edit#

Latest Slides: https://docs.google.com/presentation/d/1ETPGjzm-Fm9BI3SkCq_vbPSvlWvFWO2Z/edit?usp=sharing&ouid=106233237840643362136&rtpof=true&sd=true

Past External PCIE Connectivity Events[edit]