Server/External PCIE Connectivity Worksteam

From OpenCompute
Revision as of 19:40, 2 December 2022 by Kevin.kifer (talk | contribs)
Jump to navigation Jump to search

Welcome to the OCP M-FLW WIKI

External PCIE Connectivity is a Worksteam within the Server Project.


Leadership


Public Mailing List


Scope

To document the various industry usage-model scenarios and requirements for rack-level disaggregated NVMe and/or CXL inter-connected Compute, Acceleration, Memory and Storage modules using PCIe Gen5 & Gen6 external Direct Attached(DAC), Active Electrical(AEC) and Active Optical(AOC) Cables. The Workstream will not explore any specific implementation solutions at this time; however, a future industry standards committee will be formed by willing members aiming to materialize the requirement output of this Workstream into a complete standard cabling specification.


Documents

  • Coming Soon


Past External PCIE Connectivity Events

  • Coming Soon