Server/External PCIE Connectivity Worksteam

From OpenCompute

Revision as of 16:39, 29 November 2022 by Mohamad.elbatal (talk | contribs) (→‎Scope: To document the various industry usage model scenarios and requirements of rack-level disaggregated NVMe and/or CXL inter-connected Compute, Acceleration, Memory and Storage components with external PCIe Gen5 & Gen6 DAC, AEC & AOC cables)

(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

Jump to navigation Jump to search

Welcome to the OCP M-FLW WIKI

External PCIE Connectivity is a Worksteam within the Server Project.

Leadership

Mohamad Elbatal

Scope

Coming Soon

Documents

Coming Soon

Past External PCIE Connectivity Events

Coming Soon

Retrieved from "https://staging2.opencompute.org/w/index.php?title=Server/External_PCIE_Connectivity_Worksteam&oldid=12812"