TAP Instrumentation: Difference between revisions
Jump to navigation
Jump to search
No edit summary |
|||
Line 12: | Line 12: | ||
==Recording from Past Calls== | ==Recording from Past Calls== | ||
=Hardware Roadmap= | ==Hardware Roadmap== | ||
= | {| class="wikitable" | ||
|- | |||
! | |||
! Design !! Objective | |||
|- | |||
| '''#1''' | |||
| Time Card based PPS measurement | |||
| Scaleable use of the Time Card in a generic server to perform up to 4 PPS measurements | |||
|- | |||
|} | |||
==Software== | |||
{| class="wikitable" | {| class="wikitable" | ||
|- | |||
! | |||
! Design !! Objective | |||
|- | |||
| '''#1''' | |||
| Time Card based PPS measurement | |||
| Interface with Time Card driver and export PPS measurement data in a useful format | |||
|- | |- | ||
|} | |||
==Potential Future Hardware Solutions== | |||
{| class="wikitable" | |||
|- | |||
! | ! | ||
! Core Hardware !! Objective | ! Core Hardware !! Objective |
Revision as of 22:27, 16 December 2021
Instrumentation and Measurement - Workstream #6
Objective
Open source ecosystem for instrumentation and measurement software and tools. Scalable, reliable, cost-effective and efficient.
Project Team
- - Lead: Anand Ram (Calnex)
- - Lead: Julian St James (Meta)
Recording from Past Calls
Hardware Roadmap
Design | Objective | |
---|---|---|
#1 | Time Card based PPS measurement | Scaleable use of the Time Card in a generic server to perform up to 4 PPS measurements |
Software
Design | Objective | |
---|---|---|
#1 | Time Card based PPS measurement | Interface with Time Card driver and export PPS measurement data in a useful format |
Potential Future Hardware Solutions
Core Hardware | Objective | |
---|---|---|
#1 | TDC | Small, cheap, and low power use-case |
#2 | PTM controller | A PCIe based daughter card that can be synchronized with a high stability source (Time Card) over PCIe to scale PPS measurements |
#3 | UWB | A method for distributing GPS and time to areas where measurements are made, but GPS is not available |
#4 | DPLL | A discrete design based around a DPLL , removing the need for an FPGA |