TAP Instrumentation: Difference between revisions
Jump to navigation
Jump to search
No edit summary |
mNo edit summary |
||
| (One intermediate revision by the same user not shown) | |||
| Line 21: | Line 21: | ||
[https://drive.google.com/file/d/1xPt-CWZEpcoVGmgpRnG8ccebdfoZ46vq/view?usp=sharing 23 Jun 2022] | [https://drive.google.com/file/d/1xPt-CWZEpcoVGmgpRnG8ccebdfoZ46vq/view?usp=sharing 23 Jun 2022] | ||
[https://drive.google.com/file/d/1uO8RtSFO5l7xTY6mTIrsImsP2iaRvyNC/view?usp=sharing 27 October 2022 PTP Simulator Demo] | |||
[https://drive.google.com/file/d/1sZzXC85Pl4viJoBF0x6Y_eYNiCe-YtY-/view?usp=sharing 10 November 2022 Monitoring Discussion] | |||
==Hardware Roadmap== | ==Hardware Roadmap== | ||
Latest revision as of 17:06, 10 November 2022
Instrumentation and Measurement - Workstream #6[edit]
Objective[edit]
Open source ecosystem for instrumentation and measurement software and tools. Scalable, reliable, cost-effective and efficient.
Project Team[edit]
- - Lead: Anand Ram (Calnex)
- - Lead: Julian St James (Meta)
Meeting invite[edit]
8:00am - 8:30am PST every Second and Fourth Thursday: Launch Teams Meeting Link
Recording from Past Calls[edit]
27 October 2022 PTP Simulator Demo
10 November 2022 Monitoring Discussion
Hardware Roadmap[edit]
| Design | Objective | |
|---|---|---|
| #1 | Time Card based PPS measurement | Scaleable use of the Time Card in a generic server to perform up to 4 PPS measurements |
Software[edit]
| Design | Objective | |
|---|---|---|
| #1 | Time Card based PPS measurement | Interface with Time Card driver and export PPS measurement data in a useful format |
Potential Future Hardware Solutions[edit]
| Core Hardware | Objective | |
|---|---|---|
| #1 | TDC | Small, cheap, and low power use-case |
| #2 | PTM controller | A PCIe based daughter card that can be synchronized with a high stability source (Time Card) over PCIe to scale PPS measurements |
| #3 | UWB | A method for distributing GPS and time to areas where measurements are made, but GPS is not available |
| #4 | DPLL | A discrete design based around a DPLL , removing the need for an FPGA |