

INTREPID: Developing Power Efficient Analog Coherent Interconnects to Transform Data Center Networks

Co-PI's: C. Schow (UCSB), K. Schmidtke (Facebook)

UCSB Faculty: J. Buckwalter, L. Coldren, J. Klamkin, A. Saleh


UCSB Students and Post-Docs: H. Andrade, T. Hirokawa, J. Liu, A. Maharry, T. Meissner, S. Misak, L. Valenzuela, Y. Xia, S. Bhat, F. Gambini, S. Pinna

Facebook: Hans-Juergen Schmidtke, Ariel Hendel, Brian Taylor, Todd Hollmann, Jimmy Williams, Gilad Goldfarb, James Stewart


ARPA-E: M. Haney (Program Director), A. Liu, J. Zahler

Integration of Photonic Interfaces into Chip Packages

Conventional Packaging: Low integration level limits performance and efficiency



INTREPID: Energy-efficient coherent links for the datacenter



Replace power-hungry electrical I/O with highly-efficient photonics and use the power saved to expand switch radix

Analog Coherent WDM links

- Expanded link budgets enable photonic routing/switching
- Low power: no/very little DSP
- Target: 800Gb/s/fiber = 4λ @ 200Gb/s/λ (dual-pol QPSK, 50 Gbaud/s)

Multimode VCSEL links

- Server connections (30m)
- 50G → 100G

Analog Coherent Links: Maximizing Energy Efficiency

Direct Detection

Detected power $\propto (P_{laser} \cdot A_{total})$
 P_{laser} = laser power, A_{total} = total link attenuation

- RX sensitivity sets energy efficiency
- Sensitivity degrades with datarate
- Shrinking link budgets

Coherent Detection


Detected power $\propto \sqrt{(P_{laser} \cdot A_{total}) \cdot P_{LO}}$
 P_{LO} = Local Oscillator (LO) power

- ~20dB improvement in RX sensitivity
- Ability to compensate for insertion loss of optical routing/switching devices

Optical Phase Locked Loop (OPLL) → Eliminating Power-Hungry DSP


OPLL locks phase and frequency of local oscillator allowing reception at low bit error-rate (BER) without forward error correction (FEC)

Typical OPLLs prior to 2000




Prior UCSB work

Carrier-scale, single channel



INTREPID

Chip-scale, WDM




Photonic and Electronic Integration

<1000X size
<100X power

<10X size
<10X power


Integration AND Scalability




INTREPID Integration Target:
 $v = 4$ to 8λ
 $r = 200$ Gb/s per λ
 $R = 800$ to $1,600$ Gb/s per Fiber

INTREPID Coherent Integration		25.6 Tb/s Switching Chip $n = 512$ ports @ $p = 50$ Gb/s		L-Level Folded Clos			Adding One AWGR Layer		
# of λ 's per Fiber	Bit Rate per λ (Gb/s)	Bit Rate per Port or per Fiber (Gb/s)	# Chip Ports per Integrated Port	Number of Integrated Ports (RADIX)	Number of 50G Servers $2 (R/p) (N/2)^L$			# of 50G Servers $2 v (R/p) (N/2)^L$	
v	r	$R = v r$	R / p	$N = n p / R$	$L = 2$	$L = 3$	$L = 4$	$L = 2$	$L = 3$
1	100	100	2	256	65,536	$8.E+06$	$1.E+09$	65,536	$8.E+06$
2	100	200	4	128	32,768	2,097,152	$1.E+08$	65,536	$4.E+06$
4	100	400	8	64	16,384	524,288	$2.E+07$	65,536	2,097,152
4	200	800	16	32	8,192	131,072	2,097,152	32,768	524,288
8	200	1,600	32	16	4,096	32,768	262,144	32,768	262,144


Scalability: added AWGR layer increases effective switch radix



Same number of servers with current technology



Future: Optical-switch-based architecture



- Disaggregation
- Configurability to match workload
- High utilization
- Improved energy efficiency

The information, data, or work presented herein was funded in part by the Advanced Research Projects Agency-Energy (ARPA-E), U.S. Department of Energy, under Award Number DE-AR0000848. The views and opinions of authors expressed herein do not necessarily state or reflect those of the United States Government or any agency thereof.